Lead Verification Engineer -- IP/SoC Testbenches (UK Onsite)

Job Description

\n

Share options, bonus and base salary DOE

\n

A US-based start-up has recently expanded into the UK and is building a cutting‑edge hardware team comprising ASIC Designers, Verification Engineers, and Architects. With a proven and successful leadership team, this company offers a unique opportunity to be part of the AI revolution from the ground up.

\n

As AI and computing rapidly evolve, there is an increasing demand for sophisticated platforms that integrate a wide range of processors—including CPUs, GPUs, and neural accelerators and this is where you come in!

\n

You will be joining a Fabric IP company as a Design Verification Engineer, contributing your strong background in developing testbenches and writing test sequences for complex IPs. In this role, you will play a pivotal part in shaping the company’s technology portfolio—bringing both technical expertise and creative problem‑solving to innovative hardware solutions.

Responsibilities\n
    \n
  • Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi‑chiplet systems
  • \n
  • Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards
  • \n
  • Collaborate with software teams to define and implement configurable testbenches
  • \n
  • Work with design teams test plans, failure debug, coverage, etc
  • \n
Qualifications and preferred skills\n
    \n
  • BS, MS in Electrical Engineering, Computer Engineering or Computer Science
  • \n
  • 6+ years and current hands‑on experience in block‑level/IP‑level/SoC‑level verification
  • \n
  • Proficiency in Verilog, SystemVerilog
  • \n
  • Familiarity with industry‑standard EDA tools for simulation and debug
  • \n
  • Deep experience with UVM‑based testbenches
  • \n
  • Experience with modern programming languages like Python
  • \n
  • Knowledge of Arm AMBA protocols such as AXI, APB, and AHB
  • \n
  • Understanding of Arm CHI protocol is a plus
  • \n
  • Experience on working with IP’s for caches, cache coherency, memory subsystems, interconnects, and NoC’s is a plus
  • \n
  • Experience with formal verification techniques, emulation platforms is a plus
  • \n
  • Excellent problem‑solving skills and attention to detail
  • \n
  • Strong communication and collaboration skills
  • \n
\n

On offer is a competitive base salary of up to £120,000 (dependent on experience), along with share options and a performance‑based bonus scheme.

\n

This is a rare opportunity to join the company as one of the first engineers in the UK—and among a select few globally—helping to shape and build a world‑class hardware team from the ground up.

\n

To be considered for this role, you must already be living and working in the United Kingdom and happy to work onsite in either Bristol or Cambridge.

\n
#J-18808-Ljbffr

Send me alerts about jobs like this.

Please enter your email address to continue setting up an email alert for similar jobs to this one. By entering your email address and clicking apply you will sign up to Jobs4 and agree to our terms and conditions.

Job Overview

ID:

2569036

Date Posted:

Posted 13 minutes ago

Expiration Date:

12/08/2026

Location:

Cambridgeshire

Salary:

Competitive

Send me alerts about jobs like this.

Please enter your email address to continue setting up an email alert for similar jobs to this one. By entering your email address and clicking apply you will sign up to Jobs4 and agree to our terms and conditions.

Share

Complete the form below to send this job to a friend.

Job Location

Complete the form below to report this job.